



Low Power Electronics DS1 Technology Validation Report Flight Qualifying Sub-0.25-µm Fully Depleted SOI CMOS Technology

Richard P. D'Onofrio — donofrio@ll.mit.edu Dr. Craig L. Keast — keast@ll.mit.edu Antonio M Soares — soares@ll.mit.edu Dr. Peter W. Wyatt — wyatt@ll.mit.edu *MIT Lincoln Laboratory* 244 Wood Street Lexington, MA 02420-9108 Phone: (781) 981-7880 FAX: (781) 981-7889





Table of Contents

Section

Extended Abstract	iv
Fact Sheet	v
1.0 Introduction	1
2.0 Technology Description	1
2.1 What Is It?	1
2.2 Key Validation Objectives	3
2.3 Expected Performance Envelope	3
2.4 Detailed Test Description	3
2.5 Technology Interdependencies	4
2.6 Testing	4
2.7 Test Result Comparison	6
3.0 Technology Validation Summary	16
4.0 Technology Application for Future Missions	16
5.0 Acknowledgments	
6.0 List of References	

Figures

<u>Figure</u>

Figure 1. Schematic Cross Section of <0.25-um FDSOI n-channel and p-channel Transistors	1
Figure 2. Ring-oscillator Stage Delay vs. Voltage with Fanout = 1 for the 0.25-µm FDSOI Technology	2
Figure 3. Total-Dose Test Results for an 8.0-µm/ 0.25-µm n-Channel Device.	2
Figure 4. Photograph of the Low-power Experiment 6u VME-style Test Board	3
Figure 5. Transistor Test Schematic	3
Figure 6. Transistor/Ring Oscillator Test Overview	4
Figure 7. LPE Board Overview	5
Figure 8. N-Channel Transistor (Vth); ~2-mV A/D Converter Resolution (left-hand Y-axis)	7
Figure 9. N-channel Transistor (Leakage1)	7
Figure 10. N-channel Transistor (Leakage2)	8
Figure 11. N-channel Transistor (Leakage3)	8
Figure 12. N-channel Transistor (Drive Current1)	9
Figure 13. N-channel Transistor (Drive Current2)	9
Figure 14. N-channel Transistor (gmSat) 1	0
Figure 15. N-channel Transistor (Gds)1	0
Figure 16. P-channel Transistor (Vth); ~2-mV A/D Converter Resolution (left-hand Y-axis) 1	1
Figure 17. P-channel Transistor (Leakage1) 1	1
Figure 18. P-channel Transistor (Leakage2) 1	2
Figure 19. P-channel Transistor (Leakage3)	2
Figure 20. P-channel Transistor (Drive Current1)	3
Figure 21. P-channel Transistor (Drive Current2) 1	3
Figure 22. P-channel Transistor (gmSat)	4
Figure 23. P-channel Transistor (Gds)	4
Figure 24. L = 0.25 -µm 97-Stage Ring Oscillator 1	4
Figure 25. L = 0.25-µm 97-Stage Ring Oscillator 2	5
Figure 26. L = 0.25-µm 97-Stage Ring Oscillator 3	5
Figure 27. L = 0.25 -µm 97-Stage Ring Oscillator 4 1	6

<u>Page</u>

<u>Page</u>

Appendices

Appendix Page Appendix A: Telemetry Channels 18 Appendix B: Date of Turn-on/Frequency of Data Capture 19

EXTENDED ABSTRACT

The future of deep-space exploration is dependent on the research and development of new technologies that will allow designers to build low-power, lightweight space systems and peripherals. The focus of this technology validation experiment is to characterize the effects of the space environment on a DARPA-sponsored, sub-0.25-µm, fully depleted silicon-on-insulator (FDSOI) complementary metal-oxide semiconductor (CMOS) technology developed at MIT Lincoln Laboratory. FDSOI technology offers the advantage of providing high performance (>1 GHz operation) from a sub-2.0-V power supply. The resulting reduction in power consumption (~5 times less power than the corresponding 0.25-µm bulk CMOS technology), coupled with the SOI technology's inherent resistance to latchup, make this an attractive choice for the design of integrated circuits used in hardware systems for deep-space exploration. In addition, the increased transistor-packing densities realized with SOI technology allow for the fabrication of smaller, lighter, higher-performance devices.

A first step towards validating the sub-0.25- μ m FDSOI process as a key technology for deep-space application lies in the examination and analysis of FDSOI behavior at the transistor level. The collection of key parametric data from the measurement of $8.0-\mu$ m/0.25- μ m n-channel and p-channel transistors will serve as a sound predictor for how well circuits developed with this technology will perform in space.

One of the major risks associated with electronic technologies in the space environment is operational failure due to total dose radiation. Our approach with the Low Power Flight Experiment (LPE) is to observe the properties of test devices where no attempt has been made in either processing or packaging to optimize performance for the radiation environment. We are instead interested in characterizing the sub-0.25-µm FDSOI baseline process developed at MIT Lincoln Laboratory and verifying that the inherent radiation-hardened qualities of the technology that have been examined through ground testing hold true in the space environment.

FDSOI parametric testing on Deep Space 1 (DS1) is performed by a board designed to emulate the tasks of a semiconductor parameter analyzer. The sub-0.25- μ m FDSOI test chip is mounted on this board. All board components, with the exception of the test chip, are radiation-hardened so that all changes in behavior can be isolated to the test chip.

After nearly one year in space, the technology continues to function, yielding parametric data that is very similar to data taken before the launch. The total ionizing dose (TID) exposure of the test chip has had very little effect on function and performance.

The results of the LPE have shown that transistor characteristics and performance are minimally affected by the space environment. This insight into the fundamental building blocks of circuit design will prove to be invaluable when creating more complex SOI test circuits for further space qualification.

Low Power Flight Experiment

FACT SHEET

What Is It?

The Low Power Flight Experiment was designed to monitor and record key operating parameters of sub-0.25- μ m, fully depleted silicon-on-insulator (FDSOI) CMOS (complementary metal oxide semiconductor) test devices.

Why Is It Exciting Technology?

The 0.25-µm FDSOI process developed at MIT Lincoln Laboratory has some key advantages over circuits developed in bulk process.

- Low-power operation, 1.0-V supply, ~0.3-V threshold.
- Fully depleted device design for reduced parasitic capacitance and near ideal subthreshold swing.
- This "no well," mesa-isolated island technology allows for increased packing densities with no bulk CMOS latchup.
- Further device scaling realized through the use of the world's most advanced optical lithographic technology and techniques.
- High performance; 3.9-GHz operation demonstrated.
- Resistant to single-event upset (SEU); more tolerant to total ionizing dose (TID).

Where Are Some Important Applications?

- Space electronics.
- Wireless communication.
- Mobile computing.

When Will It Be Demonstrated?

The technology has just completed the first phase of space qualification through testing onboard Deep Space 1, the first launch of the New Millennium Program.



Sub-0.25-mm, Fully Depleted Silicon-on-Insulator Technology

Points Of Contact

Dr. Craig L. Keast, *Group Leader* Email: keast@ll.mit.edu Phone: 981-781-7884

Dr. Peter W. Wyatt, *Associate Group Leader* Email: wyatt@ll.mit.edu Phone: 981-781-7882

MIT Lincoln Laboratory Advanced Silicon Technology Group 244 Wood Street Lexington, MA 02420-9108 Fax: 981-781-7889

Low Power Electronics DS1 Technology Validation Report Flight Qualifying Sub-0.25-mm, Fully Depleted SOI CMOS Technology

Richard P. D'Onofrio, Craig L. Keast, Antonio M. Soares, Peter W. Wyatt Lincoln Laboratory, Massachusetts Institute of Technology 244 Wood Street, Lexington, MA 02173-9108 (781) 981-2573

1.0 INTRODUCTION

The new millennium brings with it exciting technical challenges in the area of circuit design. Deep-space travel, wireless communication, and mobile computing are just a few examples of important applications that demand a core of low-power, high-performance electronic components. The design rule constraints of bulk complementary metal-oxide semiconductor (CMOS) technology have limited just how far researchers can go in reducing power consumption while maintaining and improving performance.

Fully depleted silicon-on-insulator (FDSOI) technology promises to be an important area of research for the continued advance of low-power, high-performance electronics. The combination of transistor mesa-island isolation along with the feature-size scaling available through advances in lithographic equipment and techniques, allow for the design of smaller, faster, lower-power circuits. In addition, the technology's inherent resistance to latchup makes it particularly attractive for space application. The New Millennium Program has provided the opportunity to begin the process of flight-qualifying this technology for deep-space application.

2.0 TECHNOLOGY DESCRIPTION

2.1 What Is It?

2.1.1 Fully Depleted 0.25-mn SOI Technology-Figure 1 shows a schematic cross section of an n-channel and pchannel transistor fabricated in the 0.25-µm FDSOI CMOS technology. The starting silicon active layer thickness is thinned to 61 nm by thermal oxidation. After processing, the final active-area thickness is approximately 50 nm. Device isolation is by mesa-etching followed by sidewall-oxidation. The 10 nm of SiO₂ topped by 100 nm of Si₃N₄ are patterned and plasma-etched along with the silicon layer. A 45° sidewall "channel stop" implant is followed by a 40-nm sidewall oxidation. After island doping by implantation through a 7-nm sacrificial oxide, a 7-nm gate oxide is grown at 850° C followed by a 225-nm undoped amorphous Si gate deposition. The gate electrode is then patterned, plasma etched and reoxidized at 800° C. A medium-doped drain implant is followed by a 120-nm spacer oxide deposition and etch followed by a source/drain implant. The source/drain implant, which also dopes the polysilicon gate electrodes, is activated with a 950° C, 30-s annealing.



Figure 1. Schematic Cross Section of <0.25-µm FDSOI n-Channel and p-Channel Transistors

A titanium-capped cobalt salicide process contacts the 50-nm-thick silicon regions and straps the p+, n+, and undoped polysilicon gates [1]. The back end consists of a fully planar, three-level, metal interconnect process that incorporates damascene hot aluminum plugs at contacts, via 1 and via 2, and chemical mechanical polished (CMP) plasma-enhanced chemical vapor deposition (PECVD) tetraethylorthosilicate (TEOS) oxide intermetal dielectric.

Figure 2 shows the inverter stage delay vs. power supply voltage for a 97-stage ring oscillator fabricated in the FDSOI technology. This process results in a 25-ps stage delay at 2 V, and when clocked at the same level of performance as a 2.5-V, 0.25-µm bulk CMOS technology, the FDSOI CMOS offers a five-times-less reduction in power.

To date 85 different digital, analog, and mixed-mode circuits have been fabricated in this technology as part of the DARPA-funded low-power, high-performance multiproject-run research fabrication service at MIT Lincoln Laboratory. Typical digital operation is from 600 mV to 2 V for this 400-mV threshold technology, with clock speeds generally over 100 MHz at 1.0 V and in excess of 1 GHz with a 2-V power supply [2]. The 0.25-µm FDSOI CMOS technology has been used to fabricate a data generation/ acquisition process-benchmarking test circuit. The 0.25-µm FDSOI technology had similar performance to the Vitesse

H-GaAs-3 process technology (950 MHz vs. 1 GHz operation). However, the FDSOI circuit consumed 45 times less power than the GaAs circuit (43 mW vs. 2 W).



Figure 2. Ring-oscillator Stage Delay vs. Voltage with Fanout = 1 for the 0.25-µm FDSOI Technology. Also shown is the data point for a commercially available 0.25-µm, 2.5-V bulk CMOS technology.

2.1.2 Preliminary Radiation Performance—The 0.25-µm FDSOI CMOS process was designed for low-power, highperformance operation. Radiation characteristics of the process were not critical design parameters during the process development cycle; i.e., nothing was done to optimize radiation performance. However, given that the process uses thin gate oxides (7 nm), has fully oxide-isolated transistors, and is not susceptible to parasitic bipolar latch-up (no wells), there is the potential for good total dose radiation resistance.

In order to get a baseline on the total-dose-radiation performance, testing was performed on an ARACOR Model 4100 Semiconductor Irradiation System with an 10-keV X-ray source. The dose rate was 10 krad (Si) per minute for 0 to 200 krad and 130 krad (Si) per minute for 200 to 1000 krad. The devices were measured immediately after irradiation. Figure 3a shows the Id vs. Vgs curves for an 8- μ m/0.25- μ m n-channel device biased with 1.0 V on the gate and 0.0 V on the source, drain, and substrate. The threshold shift was ~130 mV after 1 Mrad (Si). Figure 3b shows the same device; however, in these curves the channel of the transistor from the radiation-induced measurement was performed with the addition of a -30-V substrate-wafer bias. This -30-V wafer bias accumulates the back channel



Figure 3. Total-Dose Test Results for an 8.0-µm/ 0.25-µm n-Channel Device: (a) biased in the "on" state during irradiation, (b) "on" state bias measured with –30 V on the substrate (c) "pass-gate" bias

of the transistor, effectively shielding the front charging effects of the buried oxide. Under these bias conditions the IV curves do not shift after radiation treatment, indicating that the radiation-induced shift in Figure 3a is the result of buried oxide charge. Figure 3c shows a "pass gate-biased" device with 1.0 V on the drain, 0.0 V on the source, gate, and substrate-measured with 0 V on the substrate. For this bias condition the threshold shift is ~500 mV at 1 Mrad (Si).

2.2 Key Validation Objectives

The key objective of the Low Power Flight Experiment (LPE) is to monitor changes in FDSOI device characteristics over the course of the Deep Space 1 (DS1) mission, and to correlate those changes with total-dose-radiation measurements sampled at the time the experiments were performed.

2.2.1 N-channel Transistor Characteristic Measurements—

- 1. Threshold Voltage
- 2. Drain-Source Leakage (Vds = 1.0 V, Vgs = 0.0 V)
- 3. Drain-Source Leakage (Vds = 2.0 V, Vgs = 0.0 V)
- 4. Drain-Source Leakage (Vds = 2.0 V, Vgs = -0.5 V)
- 5. Drive Current (Vds = 1.0 V, Vgs = 1.0 V)
- 6. Drive Current (Vds = 2.0 V, Vgs = 2.0 V)
- 7. Saturation Transconductance
- 8. Drain-Source Output Conductance.

2.2.2 P-channel Transistor Characteristic Measurements—

- 1. Threshold Voltage
- 2. Drain-Source Leakage (Vds = -1.0 V, Vgs = 0.0 V)
- 3. Drain-Source Leakage (Vds = -2.0 V, Vgs = 0.0 V)
- 4. Drain-Source Leakage (Vds = -2.0 V, Vgs = 0.5 V)
- 5. Drive Current (Vds = -1.0 V, Vgs = -1.0 V)
- 6. Drive Current (Vds = -2.0 V, Vgs = -2.0 V)
- 7. Saturation Transconductance
- 8. Drain-Source Output Conductance.

2.2.3 *Performance*—In addition to monitoring key transistor properties, the LPE also addresses the issue of performance monitoring. By sampling the output frequency of four 97-stage ring oscillators, we can evaluate how stage delay is affected by the space environment.

2.3 Expected Performance Envelope

It is expected that the sub-0.25- μ m FDSOI transistor properties, as well as ring-oscillator performance, will be minimally affected by exposure to the total dose radiation seen by the spacecraft.

2.4 Detailed Test Description

2.4.1 Overview—In order to begin the process of space qualification, MIT Lincoln Laboratory fabricated a test integrated circuit consisting of n-channel and pchannel transistors as well as a group of 97-stage ring oscillators.

This low-power test chip was integrated into a test system that was designed to periodically monitor and record any changes in the basic characteristics of the transistors as well as evaluating changes in switching speed by sampling ring oscillator output frequencies as they are exposed to the space environment. The output of dosimeter and temperature-sensing circuits are sampled and recorded at each step of the test sequence to correlate the effects of thermal variation and total dose radiation.

The test system is fabricated on a 6u VME-style board using radiation-hardened components (Figure 4). The board is a category 3 experiment attached to a non-essential bus of the DS1 via a dual-redundant 1553B interface, with a Boeing SMARTIO integrated circuit being used as the protocol controller.



FDSOI Test Chip

Figure 4. Photograph of the Low-power Experiment 6u VME–style Test Board

2.4.2 Device Testing—A series of MOS transistor measurements are made through the independent control of the gate, drain, and source nodes of each transistor, with connectivity achieved through a low noise, low leakage, programmable switching matrix (Figure 5). Programmable



Figure 5. Transistor Test Schematic

voltage and current sources supply the "transistor under test" with appropriate bias conditions for the measurement being performed. Transistor characteristics such as threshold, conductance, and leakage are sampled and processed by an A/D converter. The SMARTIO ASIC is equipped with frequency-to-digital conversion capability, providing an accurate means of sampling ring oscillator output frequency. (See Figure 6 and Figure 7).

The spacecraft begins an LPE test by configuring the SMARTIO ports and sending a "begin" instruction. At this point, experiment control is transferred to the LPE onboard sequencer that cycles through the test instructions stored in ROM. The instructions for any given test set up the appropriate switch and voltage/current configurations. Results from all experiments are stored in onboard memory along with dosimeter and temperature information, where they are then transferred to the spacecraft's solid-state recorder for transmission down to Earth.

2.5 Technology Interdependencies

The LPE is "piggybacked" with the power activation and switching module (PASM), to which the LPE supplies power. In addition, the LPE's Boeing SMARTIO protocol controller provides the communication conduit between the PASM and the spacecraft.

2.6 Testing

The LPE monitors the following eight key transistor parameters that will provide insight into the health of the devices.

- 1. Threshold Voltage—Transistor "turn-on" voltage defined as Vgs @ Ids = $W/L * 0.1 \mu A$.
- 2. Drain-Source Leakage1—Transistor subthreshold leakage with 0.0 V applied to gate, 1.0 V (– polarity for p-channel devices) applied to drain, source grounded.
- 3. Drain-Source Leakage2—Transistor subthreshold leakage with 0.0 V applied to gate, 2.0 V (– polarity for p-channel devices) applied to drain, source grounded.
- Drain-Source Leakage3—Transistor drain diode leakage with -0.5 V (+ polarity for p-channel devices) applied to gate, 2.0 V (– polarity for p-channel devices) applied to drain, source grounded.
- 5. Drive Current1—Transistor current drive capability with 1.0 V (– polarity for p-channel devices) applied to gate, 1.0 V (– polarity for p-channel devices) applied to drain, source grounded.



Figure 6. Transistor/Ring Oscillator Test Overview



1553 BUS (Spacecraft Communication)

Figure 7. LPE Board Overview

- Drive Current2—Transistor current drive capability with 2.0 V (– polarity for p-channel devices) applied to gate, 2.0 V (– polarity for p-channel devices) applied to drain, source grounded.
- 7. Saturation Transconductance—The effect of gate voltage on output current in the saturation region at Vds = Vgs = 2.0 V (– polarity for p-channel devices).
- Drain-Source Output Conductance—Transistor channel conductance in saturation at Vds = Vgs = 2.0 V (– polarity for p-channel devices).

The LPE also monitors the output frequency of four 97-stage ring oscillators at a 2.0-V power supply. Frequency-to-digital conversion is performed by the Boeing SMARTIO integrated circuit

2.6.1 Ground Testing—The results of 8.0-μm/0.25-μm n-channel transistor ground measurements are as follows:

- 1. (Vth) Threshold Voltage = 220 mV
- 2. (Lkg1) Drain-Source Leakage (Vds = 1.0 V, Vgs = 0.0 V) = 415 nA
- 3. (Lkg2) Drain-Source Leakage (Vds = 2.0 V, Vgs = 0.0 V) = 7.1 μ A

- 4. (Lkg3) Drain-Source Leakage (Vds = 2.0 V, Vgs = -0.5 V) = 13.4 nA
- 5. (Drv1) Drive Current (Vds = 1.0 V, Vgs = 1.0 V) = 1.0 mA
- 6. (Drv2) Drive Current (Vds = 2.0 V, Vgs = 2.0 V) = 2.9 mA
- 7. (Gsat) Saturation Transconductance = 1555μ S
- 8. (Gds) Drain -Source Output Conductance = 123μ S.

The results of $8.0-\mu m/0.25-\mu m$ p-channel transistor ground measurements are as follows:

- 1. (Vth) Threshold Voltage = -299 mV
- 2. (Lkg1) Drain-Source Leakage (Vds = 1.0 V, Vgs = 0.0 V) = 2.4 nA
- 3. (Lkg2) Drain-Source Leakage (Vds = 2.0 V, Vgs = 0.0 V) = 24.3 nA
- 4. (Lkg3) Drain-Source Leakage (Vds = 2.0 V, Vgs = -0.5 V) = 6.1 nA
- 5. (Drv1) Drive Current (Vds = 1.0 V, Vgs = 1.0 V) = $339 \mu \text{A}$
- 6. (Drv2) Drive Current (Vds = 2.0 V, Vgs = 2.0 V) = 1.2 mA
- 7. (Gsat) Saturation Transconductance = $790 \mu S$
- 8. (Gds) Drain -Source Output Conductance = $99 \,\mu$ S.

The results of $L = 0.25 \,\mu m$ ring-oscillator performance ground measurements @ 2.0 V are as follows:

- 1. Oscillator #1 Stage Delay = 40.7 ps
- 2. Oscillator #2 Stage Delay = 41.2 ps
- 3. Oscillator #3 Stage Delay = 41.7 ps
- 4. Oscillator #4 Stage Delay = 43.1 ps.

2.6.3 Flight Testing—The results of 8.0-µm/0.25-µm n-channel transistor flight measurements are as follows:

Test	25-May-99	30-May-99	5-Jul-99	11-Jul-99	8-Aug-99	15-Aug-99	29-Aug-99	5-Sep-99	12-Sep-99
Vth (mV)	213	213	218	213	213	220	216	225	228
Lkg1 (A)	4.64×10^{-7}	4.15×10^{-7}	3.66×10^{-7}	4.15×10^{-7}	4.15×10^{-7}				
Lkg2 (A)	7.35×10^{-6}	6.91×10 ⁻⁶	6.91×10^{-6}	6.91×10 ⁻⁶	6.96×10^{-6}	6.91×10^{-6}	6.86×10 ⁻⁶	6.91×10^{-6}	6.91×10^{-6}
Lkg3 (A)	7.1×10^{-9}	8.1×10 ⁻⁹	5.1×10 ⁻⁹	2.2×10^{-9}	7.3×10^{-10}	5.6×10 ⁻⁹	3.7×10 ⁻⁹	6.1×10 ⁻⁹	3.2×10 ⁻⁹
Drv1 (A)	1.07×10^{-3}	1.08×10^{-3}							
Drv2 (A)	2.96×10^{-3}	2.98×10^{-3}	2.98×10^{-3}	2.98×10 ⁻³	2.98×10^{-3}				
Gsat (µS)	1531	1556	1555	1555	1531	1531	1556	1531	1555
Gds (µS)	123	123	123	123	123	148	123	123	123

The results of 8.0-µm/0.25-µm p-channel transistor flight measurements are as follows:

Test	25-May-99	30-May-99	5-Jul-99	11-Jul-99	8-Aug-99	15-Aug-99	29-Aug-99	5-Sep-99	12-Sep-99
Vth (mV)	-304	-304	-304	-314	-306	-316	-302	-314	-304
Lkg1 (A)	2.45×10^{-9}	2.45×10 ⁻⁹	2.45×10^{-9}	2.45×10^{-9}	2.45×10^{-9}	2.43×10 ⁻⁹	2.43×10 ⁻⁹	2.45×10^{-9}	2.45×10^{-9}
Lkg2 (A)	2.43×10^{-8}								
Lkg3 (A)	6.1×10^{-9}	5.6×10 ⁻⁹	5.6×10 ⁻⁹	6.1×10 ⁻⁹	5.6×10 ⁻⁹	5.6×10 ⁻⁹	6.1×10 ⁻⁹	5.6×10 ⁻⁹	5.6×10 ⁻⁹
Drv1 (A)	3.29×10^{-4}	3.34×10^{-4}	3.39×10^{-4}	3.34×10^{-4}					
Drv2 (A)	1.18×10^{-3}	1.19×10^{-3}	1.18×10^{-3}	1.19×10^{-3}					
Gsat (µS)	790	790	790	790	790	814	790	790	765
Gds (µS)	99	99	99	99	99	99	99	99	99

The results of $L = 0.25 \,\mu m$ ring-oscillator flight measurements in ps are as follows:

Test	25-May-99	30-May-99	5-Jul-99	11-Jul-99	8-Aug-99	15-Aug-99	29-Aug-99	5-Sep-99	12-Sep-99
Stage Delay Osc1	41.6	40.7	40.9	40.9	40.8	40.6	40.7	No Data	41.6
Stage Delay Osc2	42.3	41.5	41.6	41.6	41.5	41.3	41.4	40.9	42.3
Stage Delay Osc3	42.8	42.1	42.2	42.2	42.1	42.0	42.0	42.2	42.8
Stage Delay Osc4	44.4	43.6	43.8	43.8	43.7	43.5	43.6	43.8	44.4

2.7 Test Result Comparison

DS1 launched in October 1998 with the first LPE data downlink in May 1999. Linear interpolation has determined that the LPE received ~8 krad passing through the Van Allen Belt and has since received an additional ~16 rad/day.

Figure 8 through Figure 27 show comparison plots between measurements made before and after launch.



Deep Space 1 Technology Validation Report—Low Power Electronics

Figure 8. N-channel Transistor (Vth); ~2-mV A/D Converter Resolution (Left-hand Y-axis)





Deep Space 1 Technology Validation Report-Low Power Electronics







Deep Space 1 Technology Validation Report-Low Power Electronics

Figure 13. N-channel Transistor (Drive Current2)





Figure 14. N-channel Transistor (gmSat)





Deep Space 1 Technology Validation Report-Low Power Electronics





Figure 17. P-channel Transistor (Leakage1)



Deep Space 1 Technology Validation Report-Low Power Electronics





Figure 19. P-channel Transistor (Leakage3)



Figure 20. P-channel Transistor (Drive Current1)



Figure 21. P-channel Transistor (Drive Current2)



Deep Space 1 Technology Validation Report-Low Power Electronics





Figure 23. P-channel Transistor (Gds)



Deep Space 1 Technology Validation Report—Low Power Electronics





Figure 25. L = 0.25-µm 97-Stage Ring Oscillator 2



Deep Space 1 Technology Validation Report-Low Power Electronics





Figure 27. L = 0.25-µm 97-Stage Ring Oscillator 4

3.0 TECHNOLOGY VALIDATION SUMMARY

The total dose exposure to the LPE board and the 0.25-µm FDSOI test chip was relatively small and had little effect (if any) on the operational characteristics of the devices. Minor fluctuation in measured values represent a small number of counts of the sampling A/D converter and may be attributed to system noise.

These first steps towards qualification have helped to validate 0.25-µm FDSOI as an important technology in the design and advancement of low-power, high-performance electronics for space application.

4.0 TECHNOLOGY APPLICATION FOR FUTURE MISSIONS

Low-power, high-performance electronics is a prerequisite for almost every space-based and terrestrial electronic application. The FDSOI CMOS technology described in this report and validated onboard the DS1 spacecraft provides a glimpse of the future of electronic computation. As the commercial electronics industry continues to follow Moore's Law enabling smaller, faster, and cheaper electronics, SOI technology is starting to pop up on the road maps of many integrated circuit manufacturers. MIT Lincoln Laboratory continues to push this technology with current circuit work targeting 0.175-µm feature sizes, 1.5-V operation, and 15- to 17-ps ring-oscillator stage delays. Cutoff frequencies for n-channel devices in the 0.175-µm process are measuring ~85 GHz. Advanced development has already begun on the sub-0.1-µm version of the FDSOI technology and measurement results are expected soon. The unique attributes of fully depleted SOI (reduced device

parasitic capacitances, enhanced subthreshold swing enabling low-threshold and, hence, low-power-supply operation, full oxide isolation between devices eliminating traditional bulk CMOS latchup, and inherent radiation resistance) make it the technology of choice for siliconbased electronic applications in space.

5.0 ACKNOWLEDGMENTS

The LPE Team at MIT Lincoln Laboratory thanks DARPA/MTO for process development and fabrication sponsorship, the packaging expertise of Peter Daniels and his team, and the staff of MIT Lincoln Laboratory's Microelectronics Laboratory for their hard work and dedication.

A special thanks to the efforts of JPL, especially Eric Holmberg, LPE Cognizant Engineer, and Kirk Fleming, Engineer assigned to LPE post-launch activities.

The work described in this report was carried out at the Lincoln Laboratory, Massachusetts Institute of Technology, with sponsorship from the National Aeronautics and Space Administration, and the Defense Advanced Research Projects Agency.

6.0 LIST OF REFERENCES

- [1] H. I. Liu, et. al., "Thin Silicide Development for Fully-Depleted SOI CMOS Technology," *IEEE Trans. on Electron Dev., Vol. 45, No. 5,* (1998) pp. 1099–1104.
- [2] R. Berger, et. al., "A 1.3 GHz SOI CMOS Test Chip for Low-Power High Speed Pulse Processing," *IEEE Jour, Solid-State Circuits., Vol. 33, No. 8,* (1998) pp. 1259–1261.

Appendix A. Telemetry Channels

Channel	Mnemonic
P-0300	LPE_PAM_mgr
P-0301	cmd_quality
P-0302	last_cmd_id
P-0303	LPEdataQual
P-0304	LPEdataWord
P-0305	LPE_complete
P-0306	LPE_t_stamp
P-0307	LPEresetWrd0
P-0308	LPEresetWrd1
P-0309	LPEresetWrd2
P-0310	LPEresetWrd3
P-0311	LPEresetWrd4
P-0312	LPEresetWrd5
P-0313	LPEresetWrd6
P-0314	LPEresetWrd7
D-0096	last_pkt_06
D-0097	buf_typ_06
D-0098	buf_min_06
D-0099	buf_max_06
D-0100	pkt_age_06
D-0101	buf_pkt_06
D-0102	sent_pkt_06
D-0103	spac_used_06
D-0104	bytes_ack_06
D-0105	byte_dump_06

Appendix B. Date of Turn-on/Frequency of Data Capture

Date: 25-May-1999 30-May-1999 5-Jul-1999 11-Jul-1999 8-Aug-1999 15-Aug-1999 29-Aug-1999 5-Sep-1999 12-Sep-1999